Skip to content

Xilinx asu ecc standalone - #11053

Open
night1rider wants to merge 3 commits into
wolfSSL:masterfrom
night1rider:Xilinx-ASU-ECC-standalone
Open

Xilinx asu ecc standalone#11053
night1rider wants to merge 3 commits into
wolfSSL:masterfrom
night1rider:Xilinx-ASU-ECC-standalone

Conversation

@night1rider

Copy link
Copy Markdown
Contributor

No description provided.

… op and zeroize the request buffer holding key material
Off by default. When defined, a plain 'bench all' run benchmarks every
compiled-in ECC curve (SW and HW) instead of only P-256, so the ASU
hardware and software can be compared across the full curve set.
@night1rider night1rider self-assigned this Aug 4, 2026

@wolfSSL-Fenrir-bot wolfSSL-Fenrir-bot left a comment

Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Fenrir Automated Review — PR #11053

Scan targets checked: wolfcrypt-port-bugs, wolfcrypt-rs-bugs, wolfssl-bugs, wolfssl-src

Findings: 2
2 finding(s) posted as inline comments (see file-level comments below)

This review was generated automatically by Fenrir. Findings are non-blocking.

Comment thread wolfcrypt/src/port/xilinx/versal_gen2_asu/asu_ecc.c
Comment thread wolfcrypt/src/port/xilinx/versal_gen2_asu/asu_ecc.c
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants