Skip to content

Conversation

@AlexandreSinger
Copy link
Contributor

Fixed the spelling mistakes in the VTR flow. We exclude the pearl libraries and benchtracker since these projects are not being maintained at this time.

We also ignore the benchmarks and tasks directories since these are mainly used for testing and contain a lot of false positives. We do not want to make it challenging to add more tests.

This should be the last major spelling fix-up, unless there is a directory that is currently not being checked that we actually want to be checked.

Fixed the spelling mistakes in the VTR flow. We exclude the pearl
libraries and benchtracker since these projects are not being maintained
at this time.

We also ignore the benchmarks and tasks directories since these are
mainly used for testing and contain a lot of false positives. We do not
want to make it challenging to add more tests.
@github-actions github-actions bot added lang-cpp C/C++ code lang-python Python code lang-hdl Hardware Description Language (Verilog/VHDL) lang-shell Shell scripts (bash etc.) labels Dec 12, 2025
Copy link
Contributor

@AmirhosseinPoolad AmirhosseinPoolad left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good, had a question about something I'm not familiar with.

* INPUTS:
* datain
* OUPUTS:
* OUTPUTS:
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I'm not familiar with this .lib file so I'm not sure if it's safe to change this. Is the functionality here tested to make sure it's okay?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is a Liberty file. They are a very strange "standard" and they are not often written by hand this way. They allow C++ style block-comments. This is within a block-comment. So this will not make a functional change.

@AlexandreSinger AlexandreSinger merged commit 767e52a into verilog-to-routing:master Dec 13, 2025
31 checks passed
@AlexandreSinger AlexandreSinger deleted the feature-spelling branch December 13, 2025 03:03
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-python Python code lang-shell Shell scripts (bash etc.)

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants