Enable ETR and CTCU devices for Monaco#583
Conversation
PR #583 — validate-patchPR: #583
|
PR #583 — checker-log-analyzerPR: #583
Detailed report: Full report
|
49cd214 to
0c8b735
Compare
PR #583 — validate-patchPR: #583
|
PR #583 — checker-log-analyzerPR: #583
Detailed report: Full report
|
The CTCU device for monaco shares the same configurations as SA8775p. Add a fallback to enable the CTCU for monaco to utilize the compitable of the SA8775p. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Acked-by: Suzuki K Poulose <suzuki.poulose@arm.com> Reviewed-by: Bjorn Andersson <andersson@kernel.org> Signed-off-by: Jie Gan <jie.gan@oss.qualcomm.com> Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com> Link: https://lore.kernel.org/r/20251103-enable-ctcu-for-monaco-v4-1-92ff83201584@oss.qualcomm.com [ upstream commit 51cd1fb ]
Add CTCU and ETR nodes in DT to enable expected functionalities. Acked-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Signed-off-by: Jie Gan <jie.gan@oss.qualcomm.com> Link: https://lore.kernel.org/r/20251103-enable-ctcu-for-monaco-v4-2-92ff83201584@oss.qualcomm.com Signed-off-by: Bjorn Andersson <andersson@kernel.org> [ upstream commit 4f791e0 ]
…icator Fix the wrong connection for the qdss replicator device. Link: https://lore.kernel.org/all/20260428-fix-monaco-coresight-dt-v2-1-2293259bbd10@oss.qualcomm.com/ Fixes: 4f791e0 ("arm64: dts: qcom: monaco: Add CTCU and ETR nodes") Signed-off-by: Jie Gan <jie.gan@oss.qualcomm.com>




Patchset 1 adds DT nodes for enabling CTCU and ETR devices.
Patchset 2 fixes a wrong connection bug that is introduced by Patchset1.
CRs-Fixed: 4537337