Skip to content

Enable HSIO imx8mp PCIe-PHY PLL Clock #16

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
mathiasn96 wants to merge 1 commit into
base: lf-6.1.y
Choose a base branch
from
Open

Enable HSIO imx8mp PCIe-PHY PLL Clock #16

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 20 additions & 0 deletions drivers/soc/imx/imx8mp-blk-ctrl.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -18,6 +18,13 @@
#include <dt-bindings/power/imx8mp-power.h>

#define GPR_REG0 0x0
#define GPR_REG2 0x8
#define GPR_REG2_P_PLL (0xc << 0)
#define GPR_REG2_M_PLL (0x320 << 6)
#define GPR_REG2_S_PLL (0x4 << 16)
#define GPR_REG3 0xC
#define GPR_REG3_PLL_CKE BIT(17)
#define GPR_REG3_PLL_RST BIT(31)
#define PCIE_CLOCK_MODULE_EN BIT(0)
#define USB_CLOCK_MODULE_EN BIT(1)
#define PCIE_PHY_APB_RST BIT(4)
Expand Down Expand Up @@ -127,6 +134,13 @@ static void imx8mp_hsio_blk_ctrl_power_on(struct imx8mp_blk_ctrl *bc,
case IMX8MP_HSIOBLK_PD_PCIE_PHY:
regmap_set_bits(bc->regmap, GPR_REG0,
PCIE_PHY_APB_RST | PCIE_PHY_INIT_RST);

regmap_set_bits(bc->regmap, GPR_REG2,
GPR_REG2_P_PLL | GPR_REG2_M_PLL | GPR_REG2_S_PLL);

regmap_set_bits(bc->regmap, GPR_REG3,
GPR_REG3_PLL_CKE | GPR_REG3_PLL_RST);

break;
default:
break;
Expand All @@ -148,6 +162,12 @@ static void imx8mp_hsio_blk_ctrl_power_off(struct imx8mp_blk_ctrl *bc,
case IMX8MP_HSIOBLK_PD_PCIE_PHY:
regmap_clear_bits(bc->regmap, GPR_REG0,
PCIE_PHY_APB_RST | PCIE_PHY_INIT_RST);

regmap_clear_bits(bc->regmap, GPR_REG2,
GPR_REG2_P_PLL | GPR_REG2_M_PLL | GPR_REG2_S_PLL);

regmap_clear_bits(bc->regmap, GPR_REG3,
GPR_REG3_PLL_CKE | GPR_REG3_PLL_RST);
break;
default:
break;
Expand Down