feat: add riscv64 to Linux wheel build matrix#987
Open
gounthar wants to merge 1 commit intojcrist:mainfrom
Open
feat: add riscv64 to Linux wheel build matrix#987gounthar wants to merge 1 commit intojcrist:mainfrom
gounthar wants to merge 1 commit intojcrist:mainfrom
Conversation
Add QEMU emulation for riscv64 and include riscv64 in the build matrix so that linux_riscv64 wheels are built alongside existing architectures.
38 tasks
Author
|
Native build verified on riscv64 hardware (BananaPi F3, SpacemiT K1, rv64gc, GCC 14.2.0): SUCCESS. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Add
linux_riscv64wheels to the build matrix.Changes
ubuntu-latest) tobuild-wheels.ymlEvidence
Context
manylinux_2_28_riscv64is available in pypa/manylinuxRef: #986
Note: this work is part of the RISE Project effort to improve Python ecosystem support on riscv64 platforms. Native riscv64 CI runners are available for free via RISE RISC-V runners.