Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 5 additions & 3 deletions compiler/characterizer/lib.py
Original file line number Diff line number Diff line change
Expand Up @@ -281,7 +281,7 @@ def write_defaults(self):
self.lib.write(" default_input_pin_cap : 1.0 ;\n")
self.lib.write(" default_inout_pin_cap : 1.0 ;\n")
self.lib.write(" default_output_pin_cap : 0.0 ;\n")
self.lib.write(" default_max_transition : 0.5 ;\n")
self.lib.write(" default_max_transition : {} ;\n".format(OPTS.max_transition))
self.lib.write(" default_fanout_load : 1.0 ;\n")
self.lib.write(" default_max_fanout : 4.0 ;\n")
self.lib.write(" default_connection_class : universal ;\n\n")
Expand Down Expand Up @@ -484,7 +484,8 @@ def write_addr_bus(self, port):
self.lib.write(" bus_type : addr; \n")
self.lib.write(" direction : input; \n")
self.lib.write(" capacitance : {0}; \n".format(tech.spice["dff_in_cap"]/1000))
self.lib.write(" max_transition : {0};\n".format(self.slews[-1]))
max_transition = max(OPTS.max_transition, self.slews[-1])
self.lib.write(" max_transition : {0};\n".format(max_transition))
self.lib.write(" pin(addr{0}[{1}:0])".format(port,self.sram.addr_size-1))
self.lib.write("{\n")

Expand All @@ -499,7 +500,8 @@ def write_wmask_bus(self, port):
self.lib.write(" bus_type : wmask; \n")
self.lib.write(" direction : input; \n")
self.lib.write(" capacitance : {0}; \n".format(tech.spice["dff_in_cap"] / 1000))
self.lib.write(" max_transition : {0};\n".format(self.slews[-1]))
max_transition = max(OPTS.max_transition, self.slews[-1])
self.lib.write(" max_transition : {0};\n".format(max_transition))
self.lib.write(" pin(wmask{0}[{1}:0])".format(port, self.sram.num_wmasks - 1))
self.lib.write("{\n")

Expand Down
6 changes: 6 additions & 0 deletions compiler/globals.py
Original file line number Diff line number Diff line change
Expand Up @@ -544,6 +544,12 @@ def set_default_corner():
if (OPTS.slew_scales == ""):
OPTS.slew_scales = [0.25, 1, 8]

# Lower bound for the max_transition emitted on input pins. A
# characterized slew range can be far tighter than the technology can
# actually drive, which produces a limit downstream STA rejects.
if (OPTS.max_transition == ""):
OPTS.max_transition = 0.5


def import_tech():
""" Dynamically adds the tech directory to the path and imports it. """
Expand Down
1 change: 1 addition & 0 deletions compiler/options.py
Original file line number Diff line number Diff line change
Expand Up @@ -43,6 +43,7 @@ class options(optparse.Values):
process_corners = ""
load_scales = ""
slew_scales = ""
max_transition = ""

# Size parameters must be specified by user in config file.
# num_words = 0
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_freepdk45){
bus_type : addr;
direction : input;
capacitance : 0.00020910000000000001;
max_transition : 0.04;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_freepdk45){
bus_type : addr;
direction : input;
capacitance : 0.00020910000000000001;
max_transition : 0.04;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_freepdk45){
bus_type : addr;
direction : input;
capacitance : 0.00020910000000000001;
max_transition : 0.04;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_freepdk45){
bus_type : addr;
direction : input;
capacitance : 0.00020910000000000001;
max_transition : 0.04;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -165,7 +165,7 @@ cell (sram_2_16_1_freepdk45){
bus_type : addr;
direction : input;
capacitance : 0.2091;
max_transition : 0.04;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_scn4m_subm){
bus_type : addr;
direction : input;
capacitance : 0.0098242;
max_transition : 0.4;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_scn4m_subm){
bus_type : addr;
direction : input;
capacitance : 0.0098242;
max_transition : 0.4;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_scn4m_subm){
bus_type : addr;
direction : input;
capacitance : 0.0098242;
max_transition : 0.4;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -177,7 +177,7 @@ cell (sram_2_16_1_scn4m_subm){
bus_type : addr;
direction : input;
capacitance : 0.0098242;
max_transition : 0.4;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -165,7 +165,7 @@ cell (sram_2_16_1_scn4m_subm){
bus_type : addr;
direction : input;
capacitance : 9.8242;
max_transition : 0.4;
max_transition : 0.5;
pin(addr0[3:0]){
timing(){
timing_type : setup_rising;
Expand Down