Skip to content

[AMD] update model in case qwen3.5-fp4-mi355x-sglang #2465

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
yuzho-amd wants to merge 2 commits into
base: main
Choose a base branch
from
+9 −1
Draft

[AMD] update model in case qwen3.5-fp4-mi355x-sglang #2465

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
c26b731
update qwen3.5-397b-mxfp4 model
yuzho-amd Aug 3, 2026
b3fb4e3
update PR
yuzho-amd Aug 3, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions benchmarks/single_node/fixed_seq_len/qwen3.5_fp4_mi355x.sh
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -21,6 +21,7 @@ export SGLANG_USE_AITER=1
export SGLANG_USE_AITER_UNIFIED_ATTN=1
export AITER_FLYDSL_FORCE=1
export SGLANG_MAMBA_SSM_DTYPE=bfloat16
export SGLANG_USE_AITER_FP8_PER_TOKEN=1

SERVER_LOG=/workspace/server.log
MEM_FRAC_STATIC=${MEM_FRAC_STATIC:-0.8}
Expand Down
2 changes: 1 addition & 1 deletion configs/amd-master.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -367,7 +367,7 @@ qwen3.5-fp8-mi355x-sglang-disagg:

qwen3.5-fp4-mi355x-sglang:
image: lmsysorg/sglang-rocm:v0.5.15-rocm720-mi35x-20260713
model: amd/Qwen3.5-397B-A17B-MXFP4
model: amd/Qwen3.5-397B-A17B-MXFP4-AttnFP8-V2
model-prefix: qwen3.5
runner: mi355x
precision: fp4
Expand Down
7 changes: 7 additions & 0 deletions perf-changelog.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5355,3 +5355,10 @@
- "Apply the accuracy-gated Kimi-K2.5 MXFP4 settings: tuned AITER MXFP4 MoE, fused shared experts, FP8 KV cache, block size 16, 16384 batched tokens, 512 sequences, async scheduling, gpu-memory-utilization 0.85 (headroom for CUDA-graph capture on MI355X), and the AITER BF16 GEMM path"
- "Extend the TP4 and TP8 8k1k concurrency sweep from 64 to 128 (1k1k deprecated per #2263)"
pr-link: https://github.com/SemiAnalysisAI/InferenceX/pull/2213

- config-keys:
- qwen3.5-fp4-mi355x-sglang
description:
- "Update the Qwen3.5 FP4 MI355X SGLang checkpoint to amd/Qwen3.5-397B-A17B-MXFP4-AttnFP8-V2"
- "Quantize attention to PTPC FP8 and shared experts to MXFP4, and enable SGLANG_USE_AITER_FP8_PER_TOKEN=1"
pr-link: https://github.com/SemiAnalysisAI/InferenceX/pull/2465