We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fc82a90 commit f9cd6d0Copy full SHA for f9cd6d0
soc/st/stm32/stm32f7x/soc.c
@@ -38,8 +38,6 @@ void soc_early_init_hook(void)
38
/* At reset, system core clock is set to 16 MHz from HSI */
39
SystemCoreClock = 16000000;
40
41
-#if defined(CONFIG_PM)
42
/* Ensure PWR peripheral clock is enabled on APB1 */
43
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
44
-#endif
45
}
0 commit comments