Skip to content

Commit f2eca1a

Browse files
committed
synlig, new system verilog tool integration [build system + tcl + parmys + paths updated]
1 parent ec618c0 commit f2eca1a

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

libs/EXTERNAL/CMakeLists.txt

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -91,7 +91,7 @@ set(SURELOG_SOURCE_DIR ${CMAKE_CURRENT_SOURCE_DIR}/Surelog)
9191
WORKING_DIRECTORY ${SYNLIG_SOURCE_DIR}
9292

9393

94-
BUILD_COMMAND ${MAKE_PROGRAM} -C ${SYNLIG_SOURCE_DIR} install DESTDIR=${CMAKE_BINARY_DIR}/bin/synlig_install -j$(nproc)#${CUSTOM_BUILD_PARALLEL_LEVEL}
94+
BUILD_COMMAND ${MAKE_PROGRAM} -C ${SYNLIG_SOURCE_DIR} install DESTDIR=${CMAKE_BINARY_DIR}/bin/synlig_install -j${CUSTOM_BUILD_PARALLEL_LEVEL}
9595
INSTALL_COMMAND ""
9696
CONFIGURE_COMMAND ""
9797

0 commit comments

Comments
 (0)