Skip to content

Commit 91960e2

Browse files
Update tileable_rr_graph_builder.cpp
1 parent d7d93c9 commit 91960e2

File tree

1 file changed

+4
-7
lines changed

1 file changed

+4
-7
lines changed

vpr/src/tileable_rr_graph/tileable_rr_graph_builder.cpp

Lines changed: 4 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -158,7 +158,7 @@ void build_tileable_unidir_rr_graph(const std::vector<t_physical_tile_type>& typ
158158

159159
/* Get vib grid */
160160
const auto& vib_grid = device_ctx.vib_grid;
161-
const bool is_vib_arch = !device_ctx.arch->vib_infs.empty();
161+
//const bool is_vib_arch = !device_ctx.arch->vib_infs.empty();
162162

163163
/************************
164164
* Allocate the rr_nodes
@@ -171,8 +171,7 @@ void build_tileable_unidir_rr_graph(const std::vector<t_physical_tile_type>& typ
171171
device_grid_annotation,
172172
shrink_boundary,
173173
perimeter_cb,
174-
through_channel,
175-
is_vib_arch);
174+
through_channel);
176175

177176
/************************
178177
* Create all the rr_nodes
@@ -191,8 +190,7 @@ void build_tileable_unidir_rr_graph(const std::vector<t_physical_tile_type>& typ
191190
device_grid_annotation,
192191
shrink_boundary,
193192
perimeter_cb,
194-
through_channel,
195-
is_vib_arch);
193+
through_channel);
196194

197195
/************************************************************************
198196
* Create the connectivity of OPINs
@@ -268,8 +266,7 @@ void build_tileable_unidir_rr_graph(const std::vector<t_physical_tile_type>& typ
268266
perimeter_cb,
269267
opin2all_sides, concat_wire,
270268
wire_opposite_side,
271-
delayless_rr_switch,
272-
is_vib_arch);
269+
delayless_rr_switch);
273270

274271
/************************************************************************
275272
* Build direction connection lists

0 commit comments

Comments
 (0)