Skip to content

Actions: verilog-to-routing/vtr-verilog-to-routing

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
8,089 workflow runs
8,089 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Adding Custom RR Graph Builder to OpenFPGA Pull Request Labeler #7171: Pull request #3325 opened by amin1377
29s
29s
Make t_rr_graph_storage::sort_edge compatible with C++17 Test #12135: Pull request #3324 opened by AmirhosseinPoolad
32m 32s rr_graph_sort_cpp17
rr_graph_sort_cpp17
32m 32s
Make t_rr_graph_storage::sort_edge compatible with C++17 Containers #8925: Pull request #3324 opened by AmirhosseinPoolad
39m 45s rr_graph_sort_cpp17
rr_graph_sort_cpp17
39m 45s
Make t_rr_graph_storage::sort_edge compatible with C++17 Pull Request Labeler #7170: Pull request #3324 opened by AmirhosseinPoolad
1m 18s
1m 18s
3D OPIN-CHANZ connectivity Test #12134: Pull request #3323 opened by soheilshahrouz
40m 51s temp_opin_chanz
temp_opin_chanz
40m 51s
3D OPIN-CHANZ connectivity Pull Request Labeler #7169: Pull request #3323 opened by soheilshahrouz
37s
37s
3D OPIN-CHANZ connectivity Containers #8924: Pull request #3323 opened by soheilshahrouz
40m 57s temp_opin_chanz
temp_opin_chanz
40m 57s
Close Stale Issues Close Stale Issues #193: Scheduled
17s master
master
17s
Now direct connection builder checks the port name of destination sub… Test #12133: Commit 78b4555 pushed by tangxifan
20m 42s master
master
20m 42s
Now direct connection builder checks the port name of destination sub… Containers #8923: Commit 78b4555 pushed by tangxifan
1h 53m 7s master
master
1h 53m 7s
Test Test #12132: Scheduled
41m 6s master
master
41m 6s
Now direct connection builder checks the port name of destination subtile Test #12131: Pull request #3320 synchronize by tangxifan
32m 22s xt_direct_inport_double_check
xt_direct_inport_double_check
32m 22s
Now direct connection builder checks the port name of destination subtile Containers #8922: Pull request #3320 synchronize by tangxifan
1h 40m 9s xt_direct_inport_double_check
xt_direct_inport_double_check
1h 40m 9s
Now direct connection builder checks the port name of destination subtile Pull Request Labeler #7168: Pull request #3320 synchronize by tangxifan
25s
25s
Now direct connection builder checks the port name of destination subtile Test #12130: Pull request #3320 synchronize by tangxifan
1m 14s xt_direct_inport_double_check
xt_direct_inport_double_check
1m 14s
Now direct connection builder checks the port name of destination subtile Containers #8921: Pull request #3320 synchronize by tangxifan
1m 12s xt_direct_inport_double_check
xt_direct_inport_double_check
1m 12s
Now direct connection builder checks the port name of destination subtile Pull Request Labeler #7167: Pull request #3320 synchronize by tangxifan
27s
27s
Add interposer wires Test #12129: Pull request #3305 synchronize by soheilshahrouz
24m 31s temp_add_interposer_wires
temp_add_interposer_wires
24m 31s
Add interposer wires Containers #8920: Pull request #3305 synchronize by soheilshahrouz
40m 7s temp_add_interposer_wires
temp_add_interposer_wires
40m 7s
Add interposer wires Pull Request Labeler #7166: Pull request #3305 synchronize by soheilshahrouz
25s
25s
Merge pull request #3322 from verilog-to-routing/feature-pack-output Test #12128: Commit c22df01 pushed by AmirhosseinPoolad
22m 2s master
master
22m 2s
Merge pull request #3322 from verilog-to-routing/feature-pack-output Containers #8919: Commit c22df01 pushed by AmirhosseinPoolad
42m 51s master
master
42m 51s
[Pack] Removed Unused Log Messages Pull Request Labeler #7165: Pull request #3322 opened by AlexandreSinger
24s
24s
[Pack] Removed Unused Log Messages Test #12127: Pull request #3322 opened by AlexandreSinger
45m 35s feature-pack-output
feature-pack-output
45m 35s
[Pack] Removed Unused Log Messages Containers #8918: Pull request #3322 opened by AlexandreSinger
39m 4s feature-pack-output
feature-pack-output
39m 4s
ProTip! You can narrow down the results and go further in time using created:<2025-10-27 or the other filters available.