We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b9671b1 commit 30d03c9Copy full SHA for 30d03c9
lambdalib/ramlib/__init__.py
@@ -4,11 +4,13 @@
4
from .la_syncfifo.la_syncfifo import Syncfifo
5
from .la_dpram.la_dpram import Dpram
6
from .la_spram.la_spram import Spram
7
+from .la_spram.la_spram import Tdpram
8
9
__all__ = ['Asyncfifo',
10
'Syncfifo',
11
'Dpram',
- 'Spram']
12
+ 'Spram',
13
+ 'Tdpram']
14
15
16
class RAMLib(Design):
@@ -20,3 +22,4 @@ def __init__(self):
20
22
self.add_depfileset(Syncfifo(), depfileset="rtl")
21
23
self.add_depfileset(Dpram(), depfileset="rtl")
24
self.add_depfileset(Spram(), depfileset="rtl")
25
+ self.add_depfileset(Tdpram(), depfileset="rtl")
0 commit comments