Skip to content

Commit 2cea23b

Browse files
committed
Small fixed in README (wip)
1 parent cc7b601 commit 2cea23b

File tree

1 file changed

+14
-13
lines changed

1 file changed

+14
-13
lines changed

README.md

Lines changed: 14 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -1,40 +1,41 @@
11
# Lambdalib Introduction
22

3-
Lambdalib is a modular hardware abstraction library which decouples design from the underlying manufacturing target. Lambdalib defines a set of generic functions that get resolved during the target technology mapping stage.
3+
Lambdalib is a modular hardware abstraction library which decouples design from the manufacturing target. The project was inspired by the `Lambda` concept invented during the [1978 VLSI revolution by Mead and Conway](https://en.wikipedia.org/wiki/Mead%E2%80%93Conway_VLSI_chip_design_revolution).
44

5-
Lambdalib includes the following hardware categories:
5+
The original single value Lambda approach no longer applies to modern CMOS manufacturing, so Lambdalib has raised the abstraction level to the cell/block level to enable automated porting between compilation targets.
6+
7+
Lambdalib abstracts away technology specific design modules that cannot be cleanly expressed in technology agnostic RTL Verilog code (eg. synchronizers, analog circuits, io cells, etc.)
8+
9+
The table below summarizes the categories of cells available.
610

711
| Category | Description |
812
|-------------------------------------|---------------------------------------|
9-
|[stdlib](lambdalib/stdlib/rtl) | Standard library cells (inv, nand, ff, ...)
10-
|[auxlib](lambdalib/auxlib/rtl) | Special library cells (antenna, decap, clkmux,...)
13+
|[stdlib](lambdalib/stdlib/rtl) | Standard cells (inv, nand, ff, ...)
14+
|[auxlib](lambdalib/auxlib/rtl) | Special cells (antenna, decap, clkmux,...)
1115
|[ramlib](lambdalib/ramlib/rtl) | Memory (single port, dual port, fifo, ...)
1216
|[iolib](lambdalib/iolib) | IO cells (bidir, vdd, clamp,...)
1317
|[padring](lambdalib/padring) | Padring generator
14-
|[vectorlib](lambdalib/vecib/rtl) | Vectorized library (mux, isolation)
18+
|[veclib](lambdalib/veclib/rtl) | Vectorized datapath cells (mux, buf,..)
1519
|[fpgalib](lambdalib/fpgalib/rtl) | FPGA cells (lut4, ble, clb)
1620

1721
The [Lambdapdk](https://github.com/siliconcompiler/lambdapdk) repository demonstrates implementation of the Lambdalib interfaces across a number of open source process technologies.
1822

1923
Lambdalib has been successfully used in multiple tapeouts using [SiliconCompiler](https://github.com/siliconcompiler/siliconcompiler).
2024

21-
2225
# Installation
2326

24-
```sh
25-
git clone https://github.com/siliconcompiler/lambdalib
27+
```bash
28+
git clone https://github.com/zeroasiccorp/lambdalib
2629
cd lambdalib
27-
python3 -m pip install -e . # Local install
28-
python3 -m pip install -e .[docs,test] # Optional step for generating docs and running tests
30+
pip install --upgrade pip
31+
pip install -e .
2932
```
3033

3134
# Examples
3235

33-
The following example illustrate lambdalib use models
34-
3536
## Instantiating a Lambdalib module
3637

37-
This example shows how to instatiate the Padring module in a top level chip design.
38+
This example shows how to instantiate the Padring module in a top level chip design.
3839
We could have chosen any module to instantiate (inverter, flip flop, dual port ram...).
3940

4041

0 commit comments

Comments
 (0)