File tree Expand file tree Collapse file tree 1 file changed +2
-1
lines changed
hdk/cl/developer_designs/cl_firesim/design Expand file tree Collapse file tree 1 file changed +2
-1
lines changed Original file line number Diff line number Diff line change @@ -23,6 +23,7 @@ module cl_firesim
2323`include " cl_common_defines.vh" // CL Defines for all examples
2424`include " cl_id_defines.vh" // Defines for ID0 and ID1 (PCI ID's)
2525`include " cl_firesim_defines.vh" // CL Defines for cl_firesim
26+ `include " cl_firesim_generated_defines.vh" // CL Defines for cl_firesim generated by firesim Makefrag
2627
2728logic rst_main_n_sync;
2829logic rst_firesim_n_sync;
@@ -116,7 +117,7 @@ logic clock_gend_85; // see above, really ~87
116117logic clock_gend_75;
117118
118119logic firesim_internal_clock;
119- assign firesim_internal_clock = clock_gend_90 ;
120+ assign firesim_internal_clock = clock_gend_ `SELECTED_FIRESIM_CLOCK ;
120121
121122clk_wiz_0_firesim firesim_clocking
122123(
You can’t perform that action at this time.
0 commit comments